


Computer Architecture

8.26.25
L.1



Alpha Core Instruction Classes

- Memory
- Arithmetic
- Conditionals

RISC-V: now more widely used instruction set

EX. if (x == 10):
 y = x + 2;
 else:
 y = x - 2;
 (x) (10)
 sub r1, r5, r6
 beq r1, IF_BLOCK

(ELSE_BLOCK):
 sub r7, r5, r8
 br CONT
 IF_BLOCK:
 add r7, r5, r8
 CONT: quit

if (x == 10) goto IF_BLOCK;
 ELSE_BLOCK:
 y = x - 2;
 goto CONT;
 IF_BLOCK:
 y = x + 2;
 CONT;

→ RISC-V in slides

ISA Review, Performance Intro

8.28.25
LO2

alphaCore Review:

for (i=0; i<10; i++)

A[i] = A[i] * 2;

✓ (goto

i=0;

LOOP: if (i<10) goto LOOP-BODY;
goto DONE;

LOOP-BODY: A[i] = A[i] * 2;

i++;

goto LOOP;

DONE:

alphaCore

ldi r5, 0

// i

ldi r8, 1

// constant 1

ldi r6, 10

// constant 10

ldi r7, high(A)

ldi r11, 8

shl r7, r7, r11

ldi r11, low(A)

or r7, r7, r11 // &A

LOOP:

sub r1, r5, r6

bn r1, LOOP-BODY

bn DONE

LOOP-BODY:

add r13, r7, r5 // &A = 0x12

ld r2, r13, 0 // loads the array element

shl r2, r2, r8 // 0011 << 1 → 0110

st r2, r13, 0

add r5, r5, r4

br LOOP

DONE: quit

Five Stages of Instruction Processing:

1. (Instruction) Fetch

2. Decode (Register Fetch.)

3. Execute

4. Memory

5. Write Back

add	ld
✓	✓
✓	✓
✓	✓
—	✓
✓	✓
4cc	5cc

F - read instruction from mem @ PC


D - read registers ra, rb, use opcode to determine next step

E - arithmetic, logic, comparison operations

M - access memory for load, store

WB - write results to register file

Don't forget about clock!



each instruction takes 2 CC

When is the PC updated?

during the last stage of instruction processing

Can we reference memory in 1 CC?

no, since processor and memory reference has a delay

Performance

9.2.25
LOB

Recall. the albacore Datapath and Controller!

→ these both exist in RISC-V too

What we know so far: from LD FDETUB

1. How to write assembly code
2. How instructions are processed (generally)
3. " " (in albacore)
4. How datapath + controller enable 2-3

Soon. These 4 in RISC-V (mostly 1-2)

Now. Performance!

What is performance in context of a processor?

- Time to execute a given instruction
- # instructions it can execute in a given time
- clockrate (time to execute a ↑ given program)
- memory usage (big O)
- power

CPU Time: Execution time of a program of interest
(top metric for performance)

$$\text{CPU Time(s)} = \text{Instruction Count} \times \text{cycles per instruction} \times \text{cycle time}$$

↳ verbose units

$$\frac{\text{seconds}}{\text{program}} = \frac{\# \text{ instructions}}{\text{program}} \times \frac{\text{average cycles}}{\text{instruction}} \times \frac{\text{seconds}}{\text{clock cycle}}$$

note, units cancel! think chemistry units

note, cycle time inverse of clock rate

$$(1 \times 10^{-9} \frac{\text{sec}}{\text{cycle}}) \text{ LHS} \longleftrightarrow 1 \text{ GHz } (1 \times 10^9 \frac{\text{cycles}}{\text{sec}})$$

Formula .

$$\text{CPU Time} = IC \times CPI \times \text{cycle time}$$

Ex. Instruction Class	CPI	# instructions
Branch	3	150,000,000
Store	4	185,000,000
Load	5	260,000,000
ALU/R-type	4	225,000,000

spell check a large file, 820,000,000 instructions are needed. take breaks program into classes. Clock cycle on the computer is 2.16 GHz

$$2.16 \text{ GHz} = 4.63 \times 10^{-10} \text{ s}$$

$$\text{CPU Time} = \frac{820 \text{ EB}}{\text{insts}} \times \left[\begin{array}{l} 3 \text{ CPI} \times \frac{150 \text{ EB inst}}{820 \text{ EB inst}} \\ + 4 \text{ CPI} \times \frac{185 \text{ EB inst}}{820 \text{ EB inst}} \\ + 5 \text{ CPI} \times \frac{260 \text{ EB inst}}{820 \text{ EB inst}} \\ + 4 \text{ CPI} \times \frac{225 \text{ EB inst}}{820 \text{ EB inst}} \end{array} \right]$$

branches contributions


$$\times 4.63 \text{ E-10 s}$$

$$\text{CPU Time} = 1.57 \text{ s}$$

Ex. Look for shortcuts

What is CPU time on this assembly loop?

Assume 10 loop iterations; cycle time = 1 ns



$$\left[\frac{23 \text{ cycles}}{\text{iteration}} \times 10 \text{ iterations} + 7 \text{ cycles} \right] \times 1 \text{ ns}$$

= total time = 237 ns

Key Point: performance problems often come down to solving a missing piece of the CPU time equation

Speedup:

- CPU time is counterintuitive ...
- LOWER CPU time is better
- But we want higher performance

$$\text{Speedup} = \frac{\text{Time}_{\text{old}}}{\text{Time}_{\text{new}}}$$

Ex. 820E6 instruction spell check. 25% of all load inst. have an ALU inst. right after. To speed this up, we add a new instruction that takes advantage of this

Instruction Class	Original IC	New IC
3 Branch	150E6	150E6
4 Stores	185E6	185E6
5 Loads	260E6	$260E6 \cdot 0.75 = 195E6$
7 New Inst.		$260E6 - 195E6 = 65E6$
4 ALU	225E6	$225E6 - 65E6 = 160E6$
		Total: 755E6

- The new instruction will replace the 2-instruction sequence (load + ALU)
- It will take 7 clock cycles

1st ... $\searrow$ $\rightarrow$ 1st ALU ...
 5th ... $\searrow$ $\rightarrow$ 1st ALU ...

$$\begin{aligned}
 \text{CPU time}_{\text{new}} &= \left[\begin{aligned} &3 \text{ CPI} \times 150E6 \\ &+ 4 \text{ CPI} \times 185E6 \\ &+ 5 \text{ CPI} \times 195E6 \\ &+ 7 \text{ CPI} \times 65E6 \\ &+ 4 \text{ CPI} \times 160E6 \end{aligned} \right] \times 4.63E-10 \frac{\text{s}}{\text{cycle}} \\
 &= 1.509 \text{ s} \checkmark
 \end{aligned}$$

$\frac{\text{cycles}}{\text{insts}} \cdot \text{insts} \cdot \frac{\text{s}}{\text{cycle}}$

$$\text{Speedup} = \frac{\text{time}_{\text{old}}}{\text{time}_{\text{new}}} = \frac{1.57 \text{ s}}{1.509 \text{ s}} = 1.04$$

$\rightarrow$ 1 good, 2/3 bad

RISC-V Instructions and Programming 9.4.25

L04

Sidenote CPI can be interpreted in 2 ways:

1. CPI for a given instruction
→ must be a whole #
 2. weighted average CPI used in formula
→ not necessarily a whole #
- both just called CPI!

$$\frac{\text{CPU}}{\text{Time}} = IC \times CPI \times \text{cycle time}$$

What about multi-core?

Amdahl's Law: optimize the common case, also
applicable to multi-core

$$\text{Speedup}_{\text{overall}} = \frac{1}{(1 - \text{Fraction}_{\text{enhanced}}) + \frac{\text{Fraction}_{\text{enhanced}}}{\text{Speedup}_{\text{enhanced}}}}$$

Ex. 1.5x speedup for all ALU insts.

Fraction Enhanced:

10% of program is ALU insts.

$$\text{Speedup}_{\text{overall}} = \frac{1}{(1 - 0.1) + \frac{0.1}{1.5}} = 1.034$$

Multi-core only as good as its algorithms:

$$\text{Speedup} = \frac{1}{(1 - \text{Fraction}_{\text{parallelizable}}) + \frac{\text{Fraction}_{\text{parallelizable}}}{N}}$$

N ↗
of cores


RISC-V Instruction Set Architecture (ISA):

Similarities to alphaCore:

- Local/store model
- RISC approach

Reduced
Instruction
Set
Computer

CISC
→ complex



- Same memory organization (.data)
- ld/st offsets
- assembly code format

Differences (RV32I):

- Data transfer on 32-bit words
- instructions 32-bit
- 32 registers
- immediates (addi)
- addressing

RISC-V Instructions:

- Listed on the "green" sheet

Registers and Memory:

32 registers: x0 - x31

• x0 always equals 0

2³⁰ memory words: Memory[0], Mem[4], ...

• 32-bit words, 4 bytes

st → 32 b to mem

ld ← 32 b from mem

Memory:

Data

Addr
(hex)

0

4

8

C

10

...

b3

b2

b1

b0

AB

CD

EF

12

13

37

01

F2

16 x 8, 1(x0)

1w x 3, 0(x0)

1w x 5, 4(x0)

x3

x5

C to RISC-V:

Ex. // Assume $i \rightarrow x10, x \rightarrow x12, y \rightarrow x14$

```
for (i=0; i<5; i++) {
    x = x + y;
}
```

i x10, 0

loop: add x12, x12, x14

addi x10, x10, 1

blt x10, 5, loop

ebreak

Ex. $x \rightarrow x1, a \rightarrow x10, b \rightarrow x11, c \rightarrow \text{Mem}[0x40]$

if ((x > 10) && (x < 20))

a = b + c;

li x15, 11

li x16, 20

blt x1, x15, done // if $x < 11$

bge x1, x16, done // if $x \geq 20$

```
1w x17, 0x40(x0)
add x10, x11, x17
done: ebreak
```

RISC-V Instruction Types and Encodings 9.9.25

L05

note.

always

RV32I

call a function:

jal insert

jal x1, insert

return

jr x15

jr x1

ie. you can choose the return register

C to RISC-V Ex:

for ($i=0; i<10; i++$)

$A[i] = A[i] + 2$

Addr (hex)

$i \times 5, 0$ //

$i \times 6, 10$

LOOP:

sll x5, x6, LOOP_BODY
j DONE

LOOP_BODY:

sll x8, x5, 2 // $i \times 4$

add x8, x7, x8 // $8A + i \times 4$

lw x20, 0(x8) // $x20 \leftarrow A[i]$

sw x20, x20, 1

addi x5, x5, 1

j LOOP

DONE:

note. register conventions exist!

x0 always 0


A	1000
	1004
	1008
	100C
	1010

multiple of 4!

RISC-V Instruction Formats:

assembly instructions 1:1 with binary machine code

4 Core Instruction Formats:




full encoding on green-sheet!


Aside: RISC-V is little endian!

add it (w/sw) not on word boundaries
remembering it word is padded with 0s

R-Type:




ex. add x7, x10, x11



0x00B503B3

I-Type Instructions:




ex. lw x5, 0x20(x0)
 (rd) (imm) (rs1)

0x20 = 00100000 but need to pad

00000001000000000000010001010000011

0x02002283

ex.



addi x7, x10, 0x15

0000000101010101000001010010011

0x01550393

S-Type Instructions:

$\begin{matrix} 31 & 25 & 24 & 20 & 19 & 15 & 14 & 12 & 11 & 7 & 6 & 0 \end{matrix}$
 S [imm[11:5] | rs2 | rs1 | funct3 | imm[4:0] | opcode]

ex. sw x5, 0x20(x0)
 (rs2) (rs1)

0000 0010 00101 000 00 010 0000 010 001

ex. sh x10, 0x100(x2)

0001 0000 01010 00010 001 0000 010 0001

0x10508823


* REMEMBER: immediate bits are split
 in this type — different pos than in
 R or I type *

note. store instructions do not modify
 any registers

RISC-V Control and Procedures

9.11.25
L06

SB-Type Instructions (Conditional Branches):



ex. $\text{beq } x5, x6, \text{LBL}$ // LBL 4 insts after beq
 $\text{rs1} \quad \text{rs2}$

0000000 00110 00101 000 10000 1100011

note. $\text{imm}[12:0] = \text{imm}13$, (13-bit immediate)

0x1000: beq x5, x6, LBL

0x1004

LBL: 0x1010


+16

imm[0]

$\text{imm}[12:10] = 0x000000001000$

note. $\text{imm}[0]$ not encoded since addr in multiples of 4
 $\text{imm}[1]$ is encoded since RISC-V supports half-word addresses

V and JV Instructions:



V-Type insts: auipc, lui

JV-Type insts: jal

ISA and Datapath Design: these encodings are so messy to save transistors

- having as many pieces in the same place results in simpler hardware

Calling Procedures in RISC-V:

jal x1, addFun // addFun is 9 insts after jal

0 00000010000000000000 00001 1101111
imm(20/10:1/11/19:12) rd opval

imm(20:0) = 16 = ~~0~~ 010000 immo

Calling Conventions: Register Usage

Callee-saved: function being called saves these registers if it wants to use them

Caller Saved: function calling another saves these registers if it wants to use them

All conventions in green sheet

More Complex Functions:


• There are only 8 "a" registers: x10-x17 & x20-x27
a: argument registers (a0, a1) return

c. void fun(arg0, ..., arg7):

• Need to support nested / recursive procedure calls

solution to both: The Stack!

The Stack:



$x\% = SP = \text{stack pointer}$

ex. 1: $x\%, 0x327$ // want to preserve

$\text{jal } x\%, \text{addl.f}$ ← Save (push) $x\%$ to stack

← we want $x\%$ to have
value $0x327$

← restore (pop) $x\%$
from stack

add.f:

$\text{ld } x\%, 0x500$ // $x\%$ changed!

Pipelining Introduction

9.16.25
LOT

Nested Proc Call Ex:

main:

@0x0200: jal x1, funA // x1 = 0x0204

funA: jal x1, funB // x1 = 0x0304
@0x300

How many times must the return address reg be saved and restored to the stack?

① - on every nested function call

Ex cont:

main:

jal x1, funA

...

etext

funA: addi x2, x2, -4 // adjust stack pointer
sw x1, 0(x2) // push x1 to top of stack

jal x1, funB

lw x1, 0(x2) // "pop" x1 from top of stack
addi x2, x2, 4 // adjust stack pointer

jr x1

funB

// ...

jr x1

Pipelining: Analogies

Washer
20min

Dryer
40min

Fold
10min

Put away
5min

time

LD1 20 40 10 5 20 40 10 5
LD2 W D F P
LD3 W D F P

= 225 min for 3 loads

Pipelining

LD1 40 40 40 40 40 40
LD2 W D F P
LD3 W D F P

still 40
to account for
other people
doing laundry

3 loads = 240 min

* But only 40min per cycle so faster at scale!

RISCV: Datapath and HLSM

• not the focus of this class, but exist

D
E
M
W

5-stage pipeline


Pipelining Questions and Challenges:

- How deep should the pipeline be?
(How many stages?) — Tradeoffs
- How do we evaluate the performance?
(is it always better to pipeline)
- Hazards are a significant challenge
 - Structural hazards
eg. PC+4 and add together?
 - Data hazards
eg. insts are dependant on each other
 - Control hazards
eg. branch pathing

Single vs Multi-cycle:

single-cycle: every instruction completes in a single clock-cycle

multi-cycle: what we've studied so far
clock cycle length of longest stage



• todo: thus, the clock-cycle is slowed to the length of all stages (FDEM W)

$$\text{CPU Time} = IC \times CPE^{(1)} \times T_{\text{clock}}$$

goes down goes up

Graphically Representing Pipelining:

• 3 different options — all in slides


Pipelining Performance and Hazards

9.18.25
LC8

Pipeline Math (Performance):

Multi-cycle Design:

1) In FDE MW 2) add FDE W 3) beg FDE



Time between instruction fetches = $1ns = T$

$(5 \text{ stages}) \left(\frac{1ns}{\text{stage}} \right) = 5ns$


$$\text{Speedup} = 5 \left(\frac{T_{old}}{T_{new}} = \frac{5ns}{1ns} \right)$$

But we care about completing instructions...

Non-pipelined: $(S)(T)(N) = (5)(1ns)(1K) = 5000ns$

stages time per inst (cycle time)

pipelined: $(S-1)(T)$



Rule. max speedup is # stages

note. startup time $(S-1)(T) \rightarrow 0$ with large N

Dependency: producer-consumer relationship in instruction stream

ex. $\text{addi } x10, x0, 4$ $\swarrow$ add dependant on addi
 $\text{add } x10, x10, x10$ $\nwarrow$

Hazard: condition in hardware that may lead to stall when a dependency is encountered

add reads after addi writes

called a true data dependency

Structural Hazard: add does not access memory, why does it need to go through M stage

lw	F	D	E	M	W	not possible in hardware
add		F	D	E	W	

Solution:

- 2 register files
- 2 write ports on register file

R-type
 ex. $\downarrow$
 inst A $\left[\begin{array}{c} F \\ E \end{array} \right]$ $\rightarrow$ add 2nd ALU
 inst B

Data Hazards:

	t (ps)									
lw <u>x1</u> , 100(x4)		F	D	E	M	W				
add <u>x10</u> , x1, x10					F	D	t	M	W	
seq x10, x12, done						F	D	E	M	W

$\swarrow$ needs this
 $\nwarrow$

sources

Solutions, STALL

	1	2	3	4	5	6	7	8
lw	F	D	E	M	W			
add					D	E	M	W

Forwarding: pass information as soon as available

Pipe Trace (checklist (No Forwarding)): Stalling

1. First instruction always free: F D E M W
2. Work top-down, for each instruction, check for data dependencies:
 - a) determine producer/consumer relationships
 - b) stall: consumer exits D (enters E) 1 cycle after producer finishes W
3. Sanity check:
 - a) No duplicate letters in a single column (for now...)
→ only 1 instruction supported per pipe stage
 - b) Duplicate the stage where hazard is detected (no bubbles)
→ bubbles are valid but fraught way to fill pipe trace / depict stalls, avoid in this class!

Pipe Trace Option 1: Stall

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
lw <u>x1</u> , 0(x2)	F	D	E	M	W									
add <u>x3</u> , <u>x1</u> , x4		F	D	D	D	E	M	W						
sw <u>x3</u> , 0(x2)			F	F	F	D	D	D	E	M	W			
or <u>x7</u> , x1, x2						F	F	F	D	E	M	W		

total cycles? 12

Pipe Trace Checklist (Assumes Forwarding):

2 b) load use:

lw followed immediately by dependent inst
 → 1 cycle stall (no bubble effects)

c) any other data dependencies can be handled by forwarding (no stall)

i. forwarding: if consumer enters D before producer enters W

ii. sw writes no registers → no dependent insts

Pipe Trace Option 2: Forward

lw <u>x1</u> , 0(x2)	F	D	E	M	W									
add <u>x3</u> , <u>x1</u> , x4		F	D	D	E	M	W							
sw <u>x3</u> , 0(x2)			F	F	D	E	M	W						
or <u>x7</u> , x1, x2						F	D	E	M	W				

total cycles? 9

→ not a stall, just a side effect

9.23.25
L09

0-12 3 4 5 6 7 8

L L L L

byte 1 byte 0


→ byte 2

→ byte 3

Pipe Tree Optim. 2: Forward-Join Reception

0x4 $\uparrow$ $\uparrow$ "x10" stored to memory

When to Stall in Forwarding?



Hazards and Performance:

• Load-use hazard unavoidable in this architecture
 → how does it affect performance?

• Ideal pipelined $CPI = 1$ ($IPC = 1$)
 → time to fill pipeline can be ignored

Ex. "Pipe Trace Option 2: Forward"

F D E M W 4 gap
 F D D E M W } load-use hazard

$$\frac{1 \text{ stall cycle}}{4 \text{ insts}} = 0.25$$

$$\text{Ideal } CPI + \text{Stall } CPI = 1 + 0.25 = 1.25$$

Another Ex (with forwarding):

A sw x4, 0(x8)	F D E M W	
B add x3, x4, x8	F D E M W	
C lw x9, 0(x3)	F D E M W	
D sw x5, 4(x9)	F D D E M W	} 1 cycle stall
E or x5, x5, x9	F F D E M W	

• needs x9 in E

Forwarding Pairs:

B → C C → D (C → E)
 not fwd

Exam 1 Review

9.25.25
L10

Exam 1 Topics:

- Instruction set architectures, RISC-V intro
→ NO assembly
- Performance
→ CPU time, Amdahl's Law, etc...
- RISC-V Instructions and Programming
- RISC-V Instruction Formats
- RISC-V Procedures
- Pipelining
→ no control hazards

Ex. 5-Stage RISC-V with forwarding

1. lw x5, 0(x4)	F D E M W
2. sw x7, 4(x5)	F D D [✓] E M W
3. add x9, x11, x7	F F D E M W
4. sws x7, x8, x9	F D E [✓] M W

- a) how many instances of forwarding in this pipe trace?
note: an instruction whose source registers are from forwarding should be counted twice

1 → 2 is a load use hazard
forward pairs: $\left. \begin{array}{l} 1 \rightarrow 2 (x5) \\ 3 \rightarrow 4 (x9) \end{array} \right\} 2$

- b) for this pipe trace, how many cycles will this pipeline stall? 1 ←

from the 1 load-use hazard

c) $CPI = \text{ideal CPI} + \text{stall CPI} = 1 + \frac{1 \text{ stall}}{4 \text{ insts}} = 1.25$

SB Type:

61H x 3, x1, LBL

↳ 4 instructions after 61H

SB imm[12/10:5] vs 2 vs 1 first 3 imm[4:1/11] opcode

0000000

00001 00011

100

10000

1100011

imm[13] = 0000000010000

* more exs of decoding in slides *

Amdahl's Law: optimize the common case

$$\text{Speedup} = \frac{1}{(1 - \text{Frac}_{\text{enh}}) + \text{Frac}_{\text{enh}} / \text{Speedup}_{\text{enh}}}$$

Fraction of the "problem" that we can improve
(Frac_{enh})

Speedup of Frac_{enh} : $\text{Speedup}_{\text{enh}}$

CPU Time:

$$\text{CPU Time} = \text{instruction count} \times \text{cycles per instruction} \times \text{cycle time}$$

↓
weighted avg

Control Hazards

10.2.25
L11

Pipeline Hazards

- Structural: due to resource limitation
- Data: due to instruction ordering / data flow
- Control: due to branches

Branch Terminology


Branch Taken: condition met

Branch Not Taken: condition not met

A Control Hazard Example in slides!

if (i < 5)

else




but how does the pipeline know where to go?

Option 2: Stall after each Branch

1. Fetch instruction sequentially
2. Stall when branch encountered
3. Stall — do not fetch any instructions ("holding fetch")

Ex cont... branch taken!



Still 3 stall cycles!

But now if branch NOT Taken...

- the pipe trace would look the same
- still 3 stall cycles
- just take NT insts instead of T insts at the end

Tradeoffs:

Option 2 simpler, but has more stall cycles if branch NT

Option 3: Branch Prediction

Branch Prediction: make an educated guess, deal with the fallout

- Options 1-2 are forms of "static" branch prediction

Problems.

in a standard pipeline the machine doesn't know

1. that an instruction is a branch until after D
2. which direction a branch is going until after E (midway through M)
3. the target address of branches/jumps until after E

ex. $\text{jalr } x0, 4(x10) \rightarrow \text{PC becomes } R[x10] + 4$

Dynamic Branch Prediction:

hardware makes guesses on the fly

ex. based on past history

(treated as a % for now...)

is "predicted correctly N% of the time")

- Exs of performance impacts of this in slides A

Control Hazard Exs

10.7.25
L12

Performance Impact Ex:

Default Assumptions:

1. 5-stage (FDEWB) with forwarding and
2. 1-cycle stall for load-use
3. How to treat control hazards will always be specified

Assume the following:

- 23% of insts are loads
 - 50% of the time, the next inst uses the loaded values
 - load-use hazard
- 13% stores
- 19% conditional branches
- 8% unconditional branches
- 48% something else

Also,

- 1 cycle stall when mispredicted
- hardware to resolve jump/branch at end of D
- 75% of conditional branches are predicted correctly

cycle	1	2	3	4	5	6	7
branch	F	D	E	M	W		
wrong predn		F					
correct predn			F	D	E	M	W

Stall CPI, $0.23 \times 0.5 \times 1 \text{ cycle} = 0.115$

$0.19 \times 0.25 \times 1 \text{ cycle} = 0.0475$

$+ 0.02 \times 1 \text{ cycle} = 0.02$

0.1825

Total CPI = 1.1825

is. load-use hazard contributes to Stall. PE
conditional branches mispredicts
unconditional branches

ex. j END

addi ...

sub ...

END: xor ...

j	F	D	E	M	W
addi	F				
sub					
xor			F	D	E M W

unconditional branches cause 4-cycle stall!

Ex. Pipe Trace w/ Control Hazards

- Default assumptions
- predict brg NOT taken
- branches resolved after E
- 2 cycles spend flushing after branches E but before E of next instr
- mispred $x2 \rightarrow 0$, $x3 \rightarrow 0$
branch SHOULD be taken

lw $x1, 4(x9)$	F D E M W
add $x4, x1, x9$	F D D E M W
sub $x2, x4, x9$	F F D E M W
beq $x2, x3, L$	F D E M W
add $x9, x8, x7$	F D - -
add $x4, x5, x5$	F - -
li add $x4, x5, x9$	- - F D E M W

(F D E M W)
 if correct prediction

4 cycles of stall

Ex. cont.

branch predictor predicts taken!

lw	F D E M W
add	F D D E M W
sub	F F D E M W
beq	F D E M W
add	
add	
li add	F D F M W

Summary.

Default Assumptions:

1. 5 stage pipeline with forwarding
→ follow normal steps from before
2. 1 cycle stall for load-use
3. Control hazards will be specified

→ Read instructions carefully:

- a) what branch is supposed to be based on register state
- b) what branch actually does based on prediction

Pay attention to taken vs. not taken:

taken: $PC = LBL$

not taken: $PC = PC + 4$



Think about stall cycles vs "time to flush"

→ stall cycles are "gaps" in the pipeline, caused by mispredicted + flush

How important are caches? Ex

- CPU 1.0 GHz clock rate
- cache access time is 1ns
- 90% of the time data is found in cache
- main memory access time is 75ns
- 1/3 insts are loads/stores
- base CPI w/o caching is 1
- No stalls from load-use or control hazards

Memory hierarchy:



What is the impact on the CPI?

$$\begin{array}{ccccccc}
 & \text{instruction fetch} & & \text{loads/stores} & & & \\
 1 + 0.1 \times 75\text{ns} + 0.1 \times 75\text{ns} \times 0.333 & & & & & & \\
 \uparrow & \uparrow & \uparrow & & & & \\
 \text{ideal /} & \text{miss} & \text{miss} & & & & \\
 \text{base CPI} & \text{rate} & \text{penalty} & & & & \\
 & & & & & & = 10.975 \text{ CPI}
 \end{array}$$

Average Memory Access Time (AMAT) :

standard metric for gauging performance of MH

$$AMAT = \text{hit time} + (\text{miss rate} \times \text{miss penalty})$$

↳ assumes 2 levels, for now

It applies to entire Memory Hierarchy (MH)
for any amount of levels

from last ex,

$$AMAT = 1 + (0.1 \times 75 ns) = 8.5 ns$$

Direct-mapped and Associative Caches

10.9.25
L3

Block/line: minimum amount of information transferred in memory hierarchy

Block Size: typically a power of 2, depends on architecture

RISC-V $\rightarrow$ SB

Key Ex: Where does a block go in the cache?

Block Addr (dec)	Addr (dec)	Main Mem (hex)	Cache ex setup:
0	0	0x...01	4 blocks, 2 words per block, 4 bytes per word
1	4	0x...0A	
2	8	0x...C0	
3	12	0x...AD	
4	16	0x...AD	
5	20	0x...AD	
6	24	0x...AD	
7	28	0x...AD	

word
byte

index 3 2 1 0

00000000 CA 00 00 00 01
FE ED AD AD AB CD AB CD

2 word transfer

note. $K_i = 2^{10} = 1024$ use this
 $K = 10^3 = 1000$

Q. $N_{\text{bytes}} = \frac{4 \text{ blocks}}{\text{cache}} \times \frac{2 \text{ words}}{\text{block}} \times \frac{4 \text{ bytes}}{\text{word}} = 32 \frac{\text{bytes}}{\text{cache}}$

Q. In a direct mapped cache, an address maps to the cache index straight by:

Block addr % # blocks in cache

4 lw's	Addr (dec)	index
	0	0 % 4 = 0
	12	1 % 4 = 1
	24	3 % 4 = 3
	32	4 % 4 = 0

will evict block 0 (overwrite it) (not shown)

Memory Address $\rightarrow$ Cache Lookup


Prev ex used block addr, which is not really used in practice because:

- $\rightarrow$ How do we select an individual byte from a addr in mem (for 1b)?
- $\rightarrow$ How do we differentiate between block addrs that map to the same cache block?
- $\rightarrow$ How do we determine block addr when given a mem addr?

Answer: Break up the mem addr

- byte offset $\leftarrow$ New since RISC-V has 1b
 - block offset
 - index
 - tag
- } Logic Design

32-bit mem addr



Block addr

byte offset: select one of 4 bytes in a word

RISC-V = 2-bit Byte offset

block offset: select one of 2 words in block

index: select one of 4 indices in cache

Tag: difference to differentiate cache addresses

Ex. Addr 32-bit
000100000

Tag: 0001
Index: 00
Block offset: 00
Byte offset: 00

Byte offset and Block offset:

Byte offset: set aside M bits to select individual
byte in a word

$$R1327 \rightarrow M = 2 \text{ bits}$$

$$R1641 \rightarrow M = 5 \text{ bits}$$

Block offset: set aside N bits to select individual
word in a block

$$8 \text{ words per block} \rightarrow N = 1 \text{ bit}$$

$$8 \text{ words per block} \rightarrow N = 3 \text{ bits}$$

$$\text{is } \lg\left(\frac{\# \text{ words}}{\text{block}}\right) \rightarrow \lg_2\left(\frac{8 \text{ words}}{\text{block}}\right)$$

Block Address and Index:

in previous, with $M = 2$ and $N = 1$

$$\text{Block address} = 29 \text{ bits}$$

$$\text{index} = 2 \text{ bits (bits 3-4)}$$

$$\text{is } \lg(\# \text{ blocks in } \#) = 27 \text{ bits}$$

Tag = leftover bits

bit addr - everything else

Design Decisions and Tradeoffs:

- Increased block size exploits spatial locality
- Increased cache size exploits temporal locality

$\&$ must make tradeoffs to decide between
these two

Associative Caches and Exs

10.14.25
114

Set Associativity: each block maps to N cache locations, called ways

(1-Set comprises N ways)

Block Addr (dec)	Addr (dec)	Main Mem (hex)
0	0	0x00000001
	4	0x0000000A
1	8	0xABCDABCD
	12	0xFEE0A0AD
2	16	0x1234567
	20	0x7654321
3	24	0x01010101
	28	0x18421842

Cache Ex: 4 blocks, 2 words per block, 4 bytes per word, 2-way set associative

Set (index)	Way	1				0				word byte
		3	2	1	0	3	2	1	0	
0	0	00	00	00	0A	10	00	00	01	
0	1									
1	0	FE	ED	AD	4D	AB	CD	AB	CD	
1	1	18	42	18	42	01	01	01	01	

note. (Block address) % (# blocks in cache)
no longer works!

need to determine the set to which a block address maps!

(Block address) % (# sets)

sequence of loads:

Block Addr | Set

0 | 0
1 | 1
3 | 1 } no collision since empty way available!


Replacement Policies:

- least recently used
- least frequency used
- random

Memory Addresses $\rightarrow$ Cache Lookup

Break up memory address:

- Byte offset $\rightarrow$ same calculations
- Block offset $\rightarrow$ as before
- Index $\rightarrow$ only to determine set
- Tag $\rightarrow$ still leftovers



#bits index = $\lg(\# \text{ sets in } \#)$

Cache lookup examples: more in slides

- Consider a 32-bit, byte-addressable memory.
with 16 word blocks and a 128 KiB
direct mapped cache. Determine bits for
byte offset, block offset, index, and tag.

$$\begin{array}{lcl} 2^2 \text{ bytes} & 2^2 \text{ words} & 89 \times 2^{10} \text{ bytes / cache} \\ \text{word} & \text{block} & = 2^{17} \text{ bytes / cache} \end{array}$$

... see slides

Cache simulation ex in slides too!

note. Miss Cases

1. Empty
2. Tag Mismatch

Cache Performance

10.16.25
L15

Note: writes = stores
reads = loads

What About Writes?

ex in slides

Addr 0x00000008 w/ data 0xFFFFFFFF

..... 0 0 0 0 1 1 0 0 0 0 → index = 1, tag = 0
 T B10 B40

hit because valid & tags match

Addr 0x0000002C w/ data 0xEEEEEEEE

..... 0 0 0 0 1 1 0 1 1 0 0 0 → index = 1, tag = 1
 T I B10 B40

miss because valid but tag mismatch

1) Evict I = 1, T = 0

2) Load I 1 T 1 to the cache

3) update cache w/ 0xEEEE...

Key Question for Writes?

when do we update memory after a store?

write-through \$: write memory immediately

write-back \$: write memory when
block is evicted


Pros:

- only send "last" update
- simple

Cons:

- waste (frequent stores)
- tracking

Split Caches:



Can we self-modifying code?

@00000000: addi a1, a2, 25
 (in x10, 0(0))
 addi x10, x10, 1
 sw x10, 0(20)


Improving Performance:

Average Memory Access Time =

Hit Time + (Miss Rate $\times$ Miss Penalty)

- | | | | |
|--|--------------------------|--|---|
| <p>↓</p> <ul style="list-style-type: none"> • Smaller \$ • pipelined ↓ | <p>tradeoff</p> <p>↔</p> | <p>↓</p> <ul style="list-style-type: none"> • bigger \$ • more words per block (block size ↑) • more blocks (index ↑) | <p>↓</p> <ul style="list-style-type: none"> • Interconnect • Improve memory |
|--|--------------------------|--|---|

Multi-level Caches: modern machines typically have 3 levels of cache (L1, L2, L3)



What portion of AMAT does this address?

More on-chip storage $\rightarrow$ lowers miss rate

L1 $\rightarrow$ lowers hit time
 $\rightarrow$ lowers miss penalty

L1 case: $AMAT = HIT_{L1} + (MR_{L1} \times MP_{L1})$ original formula

L2 case: $AMAT = HIT_{L1} + (MR_{L1} \times (HIT_{L2} + (MR_{L2} \times MP_{L2})))$

L3 case: $AMAT = HIT_{L1} + (MR_{L1} \times (HIT_{L2} + (MR_{L2} \times (HIT_{L3} + (MR_{L3} \times MP_{L3}))))$

Reducing Miss Rate:

Compulsory miss: "cold-start miss"

A cache miss caused by the first access to a block that has never been in the cache

Capacity miss: the cache, even with full associativity, cannot contain all the blocks needed to satisfy the request

Conflict miss: "collision miss"

Occurs in set-associative or direct-map cache when multiple blocks compete for the same set and that one is eliminated in a fully ordered cycle of the same time

Strategies:

Compulsory $\rightarrow$ prefetch (prediction)
 $\rightarrow$ (increase block size)

Capacity $\rightarrow$ Make $\$$ larger

Conflict $\rightarrow$ increase associativity
 $\rightarrow$ Make $\$$ larger
 $\rightarrow$ (increase block size)


Virtual Memory

10.28.25
L16

Cache-Aware Programming: Loop Interchange

Recall. how are 2D C arrays stored in memory?

$$arr = \begin{bmatrix} 3 & 2 & 6 \\ 4 & 8 & 15 \\ 16 & 23 & 42 \end{bmatrix}$$



this is called row-major ordering!

```
int array[100][50];
```

```
for (int i=0; i<100; i++)
```

```
    for (int j=0; j<50; j++)
```

```
        arr[i][j] = i+j;
```

interchangeable

- this ordering takes advantage of spatial locality better!
- compiler does this automatically sometimes

more examples of this in slides

LRU vs NRU vs RBIP:

all replacement policies for caches
more details in slides

Virtual Memory (VM):

LARGE overlap with OS!

comp arch $\rightarrow$ efficiency

OS $\rightarrow$ control

Motivation:

1. Allow processes to use more memory (RAM), than exists on the system

2. Simplify programming model

3. Enable protection among processes

Terminology:

Physical memory: actual memory (RAM) in the system

Virtual memory: illusion of (large) virtual address space

• allows the hard drive to be used as a backing store for main memory!

Translation: mapping virtual addresses to physical addresses

OS and hardware work together to manage translation

Pages:

treat memory as a set of pages

- page sizes are typically very large (determined by HW and OS)

4KiB in this class!

Ex. 4KiB pge size on 32-bit system

Addr (dec)

$$4096 \text{ bytes/page} = 2^{12} \text{ B/page}$$

page 0 $\left[\begin{array}{l} 0 \\ 1 \\ \dots \end{array} \right.$

How many pages in system?

page 1 $\left[\begin{array}{l} 4095 \\ 4096 \\ \dots \end{array} \right.$

$$2^{32} \text{ bytes} / 2^{12} \text{ bytes/page} = 2^{20} \text{ pages}$$

page 2 $\left[\begin{array}{l} 8191 \\ 8192 \\ \dots \end{array} \right.$

page 3 $\left[\begin{array}{l} 12287 \\ 12288 \\ \dots \end{array} \right.$

page 4 $\left[\begin{array}{l} 16383 \\ 16384 \\ \dots \end{array} \right.$

Address Space: each process sees a unique virtual address space

Process 45 VAS
addr data
...

Physical address space
addr data
...

Process ... 23 VAS
addr data
...

Virtual Memory (Paging)

Address Translation:

1. Determine the virtual page number
- upper bits of the virtual address
2. Look up the physical frame number in
a per-process structure called a page table
3. Combine the address's physical frame number
+ lower bits of VA

Part 1: VPN, offset

consider process A, 32-bit system, 4K.B pages

Addr (dec)

2^{12} bytes

page 0 { 0

page 1 { 4095
4096

page 2 { 8191
8192

12287

12288

When process A executes:

$$100 \times 5,000 (15) // 15 = 8192, \\ \times 5 = M[8192]$$

$$VPN = 2$$

More formally,

$$2^{32} \text{ bytes} \cdot (1 \text{ page} / 2^{12} \text{ bytes})$$

$$= 2^{20} \text{ pages} \rightarrow 20\text{-bit VPN}$$

For virtual address 8192 =

0x00002000

$$VPN = 00002, \text{ offset} = 000$$

What is the purpose of the offset? Identify
the byte within the page

Part 2: Physical Address

Virtual Address
Space for Process A

Physical
Address
Space

→ Process A's Page
Table

VPN	PEN	Valid?
...	...	...


$$\text{Physical Address} = \text{PEN} + \text{offset}$$

from page
table

concatenation

from
virtual address

What about the hard drive?



Page fault: page table indicates the page is on the hard drive (valid = 0)

- Bring the page in from hard drive to physical memory
- Update the page table with the new mapping
- Evict a page if needed based on some replacement policy

Ex. 52-bit virtual address space
42-bit physical address space
16 KiB page size $\rightarrow 2^4 \cdot 2^{10}$ bytes

1) How many virtual pages?

$$2^{52} \text{ B} / 2^{14} \text{ B}_{\text{page}} = 2^{38} \text{ virtual pages}$$

VPN size? 38 bits

2) How many physical frames?

$$2^{42} \text{ B} / 2^{14} \text{ B}_{\text{page}} = 2^{28} \text{ physical frames}$$

PFN size? 28 bits

3) How many bits offset? 14 bits

Virtual Address: 1 A B C D E F 9

VPN: isolate leftmost 38 bits

offset: isolate rightmost 14 bits

Physical Address:

offset is the same!

PFN: leftmost 28 bits

Page Table Organization: page tables are designed to avoid conflicts that lead to page faults

Page fault: requested virtual page not mapped in physical memory

- On Disk
- Not allocated

Memory Hierarchy Now...

L1\$	L2\$	L3\$	Memory	Disk
1ns	15ns	30ns	100ns	100ms

Page Table:

VPN	PFN	Valid?	Dirty?	LRU
...	...	...	...	...

Any PFN can be mapped to any VPN

Note. Typically, all pages are mirrored on hard drive to avoid unnecessary transfers

"dirty" bit tracks pages that have been written, hard drive copy must be updated

VM Performance (TLB)

11.4.25
L19

Page Tables : stored in mem hierarchy
→ many challenges

1. Page Tables are large:

if each page table entry (row) is 4 B


$(2^{20} \text{ page table entries}) \cdot (2^2 \text{ B / entry})$

$= 2^{22} \text{ B} = 4 \text{ MiB page table / process}$

2. Cores assume physical addresses:

must translate first — slow!

3. Every memory access requires two memory hierarchy lookups




Solution: special cache structure called translation lookaside buffer (TLB)

for → translate
→ access / lookup

TLB: translation cache

Translation with TLB:

Recall. translation now required from
virtual $\rightarrow$ physical address



TLB: Translation Lookaside Buffer

- small, fast, fully associative $\rightarrow$ O(1) index
- VPN is used as a tag, if present, can be translated immediately

Ex. Process A's Page Table:

VPN	PFN	Valid?

TLB:

Valid	LRU	Tag (VPN)	PFN

Data $\downarrow$

Translation with TLB - Entire Process

Ex. 4-entry TLB; 4K.B page size, 32-bit VAS, 28-bit PAS

4 K.B page size $\rightarrow 2^{12}$ B $\rightarrow$ 12-bit offset

VA VPN | offset
31 12 11 0

PA PFN | offset
27 12 11 0

$\rightarrow$ 20-bit VPN, 16-bit PFN

TLB			
Valid	LRU	VPN	PFN
1	2 1 0 3	ABCD ⁰⁰⁰⁰³	FACE ABCD
1	1 3 2 1	00002	0002
1	0 2 1 0	01204	1F26
0 1	0 0 3 2	0 0 0 4	0 0 9 6

Process A Page Table

VPN	PFN	Valid
00000	0000	1
00001	0000sk	0
00002	0002	1
00003	0003 ABCD	0 1
00004	0096	1
....	...	...
FFFFFF	0A32	1

The following conversion we make (assume locality):

00002 | 010
00004 | AF
00003 | A08
 ↑ ↑
 VPN offset

- 1) TLB lookup
- 2) TLB hit, so construct PA $\rightarrow$ 0082010 ← PA

Ex cont :

0000 2010

- 1) TLB lookup
- 2) TLB hit, so construct PA
- 3) PA: D082010

00004 1AF


- 1) TLB lookup
- 2) TLB miss
- 3) P. T. lookup, PT hit (V=1)
- 4) update TLB (translate LRU V.)
- 5) PA: 00961AF

00003 408

VPN | offset

- 1) TLB lookup
- 2) TLB miss
- 3) PT lookup, PT miss (V=0)
- 4) update PT
- 5) PT lookup
- 6) update TLB
- 7) PA: ABCDA08

Critical Path for a Memory Access:



VM Wrap-Up and Static Scheduling

11/6/25
L20

Complete VM Ex

2^4 Bytes/page
↓

12-bit virtual address, 16B page size

2^{12} addressable bytes in virtual address space

2^8 virtual pages:

$$(2^{12} \text{ B} / 2^4 \text{ B/page})$$

8-bit virtual page number (VPN):

$$\lg(2^8 \text{ pages})$$

4-bit offset:

$$\lg(2^4 \text{ B/page})$$

2^7 B


Physical memory size: 128 bytes

7-bit physical address

3-bit physical frame number (PFN)

$\lg 2^3$ frames

virtual address bit ranges





physical address bit ranges



Additional VM Optimizations:

TLB is a cache; all the same optimizations may be used

common: multi-level TLBs



translation process (including TLB), must support OS paging schemes

Replacement Policy Exs:

LRU is expensive, not used for TLB. instead LRU or Pseudo-LRU

• 4 entries in structure: could be 4-way SA cache, FA cache, TLB, page table, etc.

• LRU: assume a 2-bit saturating counter

• order of access in hex by 4-digit tag: A B C C D A E

LRU = 0 $\rightarrow$ MRU = 3

0-3

LRU: M M M H M H M

LFU: M M M H M M M

PLRU: M M M H M M M

Tag	LRU
A	0 3 2 1 0 3 2
BE	1 0 3 2 1 0 3
C	2 1 0 3 2 1 0
D	3 2 1 0 3 2 1

Tag	LFU
A	0 1 1 1 2 2
BE	0 1 1 1 1 1
C	1 1 2 2 2 2
D	1 0 0 1 1 1

Tag	PLRU	PLRU
A	0 1 1 1	0 1 1 1
C	0 1 1 1	0 1 1 1
BE	0 1 1 1	0 1 1 1
D	0 1 1 1	0 1 1 1

4 ways * $\frac{2^3}{\text{way}} = 8B$

0 1 1 1
total!

Static Scheduling, Branch Prediction

11.11.25
L21


Toward an Out-of-Order Pipeline

The maximum IPC in our 5-stage pipeline is: 1

Single-issue: send 1 instruction to a functional unit (eg. add to the ALU)

Multiple-issue: send N instructions to functional units (N fetches, N decodes, etc)

eg. allow a pair of (ALU/branch) + (load/store)



Ex:

A	ALU or branch inst	F	D	E	M	W
B	Load or store inst	F	D	E	M	W
A		F	D	E	M	W
B		F	D	E	M	W
A		F	D	E	M	W
B		F	D	E	M	W

Maximum IPC for dual dual-issue pipeline: 2

Static Scheduling:

Scheduling: deciding how to issue instructions

Static scheduling: provide additional issue capabilities, software does scheduling

- compiler responsible for finding parallelism between insts
- compiler responsible for avoiding or eliminating hazards

note. A = ALU or branch inst
B = load or store inst

Ex. Loop:
lw x31, 0(x20) ✓ constant +
add x31, x31, x21 4(x20)
sw x31, 0(x20) ←
addi x20, x20, -4
bne x22, x20, LOOP

2 words
add/use
record

Scheduled code:

A	nop	F	D	E	M	W
B	lw	F	D	E	M	W
A	addi	F	D	E	M	W
B	nop	F	D	E	M	W
A	add	F	D	E	M	W
B	nop	F	D	E	M	W
A	bne	F	D	E	M	W
B	sw	F	D	E	M	W

nop - "no operation"

Drawbacks and a (Partial) Solution:

In previous,

- 3 ops interleaved, not good use of resources!
- Pipeline has capacity of 2 IPC (ideal), but we only achieved $5/4 = 1.25$ IPC

Partial solution, loop unrolling: compiler makes multiple copies of loop body

use extra insts to fill multiple-issue pipeline! of data in registers

Static Scheduling Summary:

Benefits: can yield improved IPC

loop unrolling can make additional improvements

Challenges:


- significant amount of dependency checking
- loop unrolling leads to a larger code footprint
- unrolling across branches requires more code to handle mispredictions
- limited registers available for unrolling

Dynamic Branch Prediction:

Ex. simple 2-bit predictor

Addr	Inst
ABCD	seq LBL
ABCD	add
ABCD	lw
ABCD	; OVER
ABCD	sub // LBL
ABCD	addi
ABCD	xor // OVER

assume



Branch History Table

addr[3:0]	Prediction?
0	00 or 01 or 10
4	01
8	01
C	01 or 10 or 11

not
taken

Branch Target Buffer

PC
ABCD

Target?
LBL (ABCD)

Exam 02 Review

11.13.25
L22

HW08)

20-bit VA
18-bit PA

$$64 \text{ K.B page size} = 2^6 \times 2^{10} \text{ B} = 2^{16} \text{ B}$$

First access: 0x84815

↳ 16-bit offset

2	4	8	15
VPN	offset		
19	16	15	0

- VPN 3 not in TLB (miss)
- PT says VPN 3 is valid
→ maps to PFN 2
- update TLB with new translation


2	LRU	VPN	PFN
1	2	3	2
	(new)		

$$\text{P.A (2-bit PFN)} = 24815$$


2	4	8	15
PFN	offset		
19	16	15	0

Fully Associative : any block can map anywhere in cache → no conflicts

FA



DM



all accesses may map to the same index

N-way set associative:

index		data
0	way 0	A
	way 1	B
1	way 0	C
	way 1	D

less cache misses, but must search through all ways to find data — so longer access time!

AMAT.

1-level: $AMAT = HIT + (MR \times MP)$

↓

2-level: $AMAT = HIT_{L1} + (MR_{L1} \times MP_{L1})$

↓

$$MP_{L1} = HIT_{L2} + (MR_{L2} \times MP_{L2})$$


Dynamic Scheduling

11.20.25
L24

Scheduling: deciding how to issue instructions

Dynamic Scheduling: provide issue capabilities, hardware does scheduling

New "Data Path":



5-Stage in order: F D E M W C

Dynamic: F D I E W C

New Stages: Frontend E M

1. Fetch

2. Decode + Dispatch

(sent off to ROB)

3. Issue (send off to reservation stations)

4. Execute

5. WriteBack (write to ROB, NOT RF or Mem)

6. Commit

inst at head of ROB → time to write to RF/Mem
remove from ROB

OOO: New Dependencies and Hazards

Antidependency: Write-After-Read (WAR) hazard
(also called read-after-write dependency)

→
add x10, x4, x9 read
sub x4, x12, x5 write
or x15, x4, x3

no relationship b/w add/sub, but if sub
executes before add → WAR

Output dependency → Write-After-Write (WAW) hazard

→
srl x10, x29, x19 write z
add x10, x3, x10 write y
and x2, x10, x3

no relationship b/w srl/add, but if add executes
before srl → WAW

Solution in both cases: register renaming

Recall. True dependency

lw x10, 0(x5) write
add x11, x10, x8 read

Register Renaming:

Architectural registers ($x0-x31$) are names, mapped to physical register locations

- create a large pool of physical registers called "renames"

$r0, r1, r2, \dots, rN$

key new structure B

- look up operands in map table
- every destination register is renamed

Addressing WAR:

$\text{add } x10, x4, x9 \rightarrow \text{add } \overset{r100}{r10}, \overset{r113}{r4}, \overset{r118}{r9} \rightarrow \text{Rob}$
 $\text{sub } x4, x1, x5 \rightarrow \text{sub } \overset{r101}{r4}, \overset{r110}{r1}, \overset{r114}{r5}$
 $\text{or } x8, x4, x3 \rightarrow \text{or } \overset{r102}{r8}, \overset{r101}{r4}, \overset{r112}{r3}$

(RAT)

Register	Map Table
$x1$	$r10$
$x2$	$r11$
$x3$	$r12$
$x4$	$r13$ $r101$
$x5$	$r14$
$x6$	$r15$
$x7$	$r16$
$x8$	$r17$ $r102$
$x9$	$r18$
$x10$	$r19$ $r100$
...	

Addressing WAW:

• Same process! •

$\text{sub } x10, x24, x19$

Free list: $r100, r101, r102, \dots$

key new structure C

$\rightarrow \text{sub } rF, \dots, \dots$

$\text{add } x10, x3, x10 \rightarrow \text{add } rG, \dots, \dots$

$\text{and } x2, x14, x3 \rightarrow \text{and } \dots, rG, \dots$

11/25/25
L.25

Dynamic Scheduling cont.

Key Questions

1. How can (does?) hardware "detect" a hazard?
instruction whose operands aren't ready
cannot leave reservation stations
2. How do we allow "later" (sub) instructions
in stream to execute first (before add)?
instructions whose operands are ready
can leave reservation stations
3. How do we ensure program order and
meaning is maintained?
in order front end and in-order commit -
register renaming to eliminate WAR and WAW

Example #1:

Assumptions:

- pipeline can issue 2 insts per cycle of any type
- all dest regs renamed in D
- each inst spends at least 1 cycle in reservation station
- each ALU inst takes 1 cc in E
- branches resolve in E and skip W
- insts must wait in reservation stations
in producer W, and execute in next CC

(low in E & CC's)

18m1824 data code, 5 CC stall

5.15 2.1 2.7 2.1

Wall cracks predict NT

15, 15, 1

4 misses instruction Φ , 20 CC stall

a functional unit

$\square$: started in ROB,
sent to RS


reservation
startwus

Agenda Map Table

C Render
a Buffer

Aspetch

Inst F & O



Free List: ~~t₁₀~~, ~~t₁₁~~, ~~t₁₂~~

$$+20, +22, +30, +33, +34$$



wt = waiting after w to commit

Q = waiting in reservation station

commit unit

Pipe Stays

F, D, I, E, W, C



$H: a \neq b$

• wrong path

12.2.25 L.26 Dynamic Scheduling and Parallelism

Example #2: Pipe Trace

True List: $t/50, t/0, t/5, t/6, t/99, t/20, t/100, t/5$

Assumptions $t/15, t/50, t/10, t/17, t/75, t/16, t/99$
 $(16) (8) (13) (13) (14) (14) (15)$

- pipeline can issue 2 insts per cycle of any type
- all destination registers renamed in D
- registers returned to freelist in C
- each inst spends ≥ 1 CC in reservation station (R)
- All ALU insts take 1 CC in E except mul which takes 4 CC
- Branches resolve in E and skip W
- insts wait in reservation stations in producers' W, and E in next CC
- unlimited Rops, R/S, and bus resources, and 8 ALUs

Pipe Stages: F D I E W C

Inst (for 1dinst, E includes mem access)
 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

add $x1, x1, x1$	F	D	I	E	W	C											
① $t/50, t/15, t/15$																	
add $x1, x1, x1$	F	D	I	R	R	E	W	C									
$t/10, t/50, t/50$																	
mul $x1, x1, x1$	F	D	I	R	R	R	E	E	E	E	W	C					
$t/75, t/10, t/10$																	
sub $x2, x2, x2$	F	D	I	E	W	W	W	W	W	W	W	W	C				
$t/6, t/17, t/17$																	
add $x1, x2, x2$	F	D	I	R	E	W	W	W	W	W	W	W	C				
$t/99, t/16, t/16$																	
mul $x2, x3, x3$	F	D	I	E	E	E	E	E	W	W	W	W	C				
$t/20, t/25, t/25$																	
add $x1, x1, x1$	F	D	I	R	R	E	W	W	W	W	W	W	C				
$t/100, t/99, t/99$																	

• default assumptions for most of these questions

Register Map Table

x1	t15, t50, t10, t15, t99, t100
x2	t1, t16, t20
x3	t25
x4	t19
x5	t90
x6	t55
x7	t89
x8	t8
x9	t26
x10	t4
...	

CC removed

Reorder Buffer (ROB)

6	add t50, t15, t15
8	add t10, t50, t50
13	mul t75, t10, t10
13	sub t16, t17, t17
14	add t99, t16, t16
14	mul t20, t25, t25
15	add t100, t99, t99

- ① write, but data becomes persists even after renaming, then renaming registers to the free list, return the previous register to the current destination register from the RMT

Types of Parallelism:

Flynn's Taxonomy:

		Data Streams	
		Single	Multiple
Instruction Streams	Single	✱	
	Multiple		

⚡ everything we've covered in this class so far have been in this quadrant

... but other architectures exist!

Cache Coherence

12.4.25
L.27

Types of (Hardware) Multi-threading:

Thread: lightweight process

Goal: additional threads use (underutilized) resources

SMT: simultaneous multithreading

Three Challenges in Exploring Parallelism:

1. Making efficient use of multiple threads, cores, sockets, etc
2. Sharing memory effectively
 - NUMA and latency
 - Bandwidth
3. Coherence (and consistency)

Challenge 1: Efficient Use of Resources

$$\text{Speedup} = \frac{1}{(1 - \text{Fraction parallelizable}) + \frac{\text{Fraction parallelizable}}{N}}$$

• performance improvements obtained by Amdahl's Law


Challenge 2: Sharing Memory Effectively

- centralized shared memory
- distributed shared memory

& cache coherence in states, out of scope for this course

Challenge 3: Coherence (and Consistency)

if going forward, we will assume a centralized shared memory, write-back caches &



Time Step	Event	Cache A	Cache B	Mem
0				0
1	CPU A reads X	0		0
2	CPU B reads X	0	0	0
3	CPU A stores 1 into X	1	0	1

At time step 4, what happens if CPU B tries to read X?


- if CPU A reads X it will see 1
- CPU B can no longer see X as 0
- A write of X = 2 by CPU B means a CPU cannot see X as 2 and later as 1

Solving the Initial Problem:


ex. coherent solution to prev problem

Time 0, everything I


Time 1:




Time 2:



Time 3:



Time 4:



* A is changing x to 1

* * now an invalidated value

Cache Coherence: what values can be returned on a read

Cache Coherence Protocols:

we will focus on a snooping, write-invalidate protocol with centralized, shared memory

Snooping: caches track state of their cache blocks, "snoop" on shared bus for updates

Write-invalidate: a processor must have sole access of a block before writing it

Protocol 1: MSI

Modified: Block is a private copy, has been modified

Shared: Block is (potentially) a shared copy, unmodified (wrt memory)

Invalid: Invalid bit = 0 for this cache block

Protocol 2: MESI 4 states for two class of

Modified, Exclusive, Shared, Invalid

Exclusive: Block is private, unmodified

note: does not use MESI, MESIF. IBM uses 3 states!

Complete Ex:

MESI, write-invalidate protocol, centralized / shared memory, write-back

Two processors: P0, P1

P0's cache

Index	Coherence State	Tag	Word 1	Word 0
0	Invalid	4	—	—
1	Invalid			
2	Invalid			
3	Invalid			

P1's cache

Index	Coherence State	Tag	Word 1	Word 0
0	Invalid	4	—	—
1	Invalid			
2	Invalid			
3	Modified	78		

↳ modified wrt memory

Event

Effects

P0 reads from address
with index=0, tag=4
(read miss)

P0 places IOT4 read request
on bus

- P1 ignores
- Mem sends IOT4 to P0

P1 reads from address
w/ index 0, tag 4
(read miss)

P1 places IOT4 read req.
on bus

- P0 sends to P1 (P0, P1)
- correct mem transfer, S

P0 writes to address
w/ index 0, tag 4
(write hit)

P0 broadcasts a write
invalidate (IOT4)

- P1 $\rightarrow$ I
- P0 $\rightarrow$ M

P0 reads from address
w/ index 0, tag 4
(read hit)

P0 does not broadcast
anything

P1 writes to address
w/ index 3 tag 2
(write miss)

P1 places I3T2 write request
on the bus

- P0 ignores
- Mem sends I3T2 to P1

P1 reads from address
w/ index 0 tag 4
(read miss)

P1 places IOT4 read request
on bus

- P0 sends to P1 (both in S)
- P0 also sends to memory


P1 reads from address
w/ index 3, tag 8
(read miss)

P1 places I3T8 read req
to bus

- P0 ignores
- Memory sends to P1
- I3T2 goes to memory

General Guidelines:

Read miss, write miss $\rightarrow$ Broadcast (is invalid)



Final Exam Review

12.9.25
L28

All Exam Topics in slides &

Cache Coherence Complete Ex.

MESI, write-invalidate protocol,
centralized/shared memory, write-back &
two processors P0, P1

P0's cache:

Index	Coherence State	Tag	Word 1	Word 0
0	S	2	—	—
1	I	9	—	—
2	E			
3	I			

P1's cache:

Index	Coherence State	Tag	Word 1	Word 0
0	E	8	—	—
1	I	2	—	—
2	S M			
3	I E			

Event

Effects

P0 reads from addr ✓
w/ I0T2
• read hit

None, no bus traffic

P1 writes to addr
w/ I2T2
• write hit

Broadcast invalidate
P0 takes no action
P1, I2T2 → M

P1 reads from addr
with I3T9
• read miss

Request I3T9 on bus
Memory sends on bus
P1, I3T9 → E

Hazards:

Solution. register renaming

WAW: $\rightarrow$ add x_{10}, x_{11}, x_{12} $\rightarrow$ add $TN, \dots, \dots$
 $\rightarrow$ sub x_{10}, x_{15}, x_{16} $\rightarrow$ sub $TN, \dots, \dots$
(xor x_{12}, x_{10}, x_{19}) (xor $\dots, TN, \dots$)

WAR: $\rightarrow$ and x_3, x_7, x_{15} $\rightarrow$ and $\dots, \dots, tX$
 $\rightarrow$ or x_{15}, x_{10}, x_{22} $\rightarrow$ or $tY, \dots, \dots$

RAW: $\rightarrow$ lw $x_{17}, 0(x_{18})$ $\rightarrow$ cannot reorder,
 $\rightarrow$ addi x_4, x_{17}, x_9 data flow exists
between 2 insts

RAR: NOT a hazard

note. load-use hazard is a RAW hazard $\uparrow$
control hazards still exist!

note. sub x_{10}, x_{11}, x_{12} $\rightarrow$ RAW hazard
add x_{15}, x_{10}, x_8 if no forwarding

* EVEN with forwarding!

